• Designed MSI, MESI and MOESI Coherence Protocols for a multiprocessor system. • Analyzed the Cache Performance for different cache configurations and different number of processors. • Modified the ...
Bugs in RTL code are problematic, but a bug in an architectural specification can be catastrophic. If the bug remains undetected until post-silicon debugging, the design process essentially starts all ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback